

# 3.3V Zero Delay Buffer

## Features

- Zero input-output propagation delay, adjustable by capacitive load on FBK input
- Multiple configurations — see [Table 1](#) on page 1
- Multiple low-skew outputs
- 10 MHz to 133 MHz operating range
- 90 ps typical peak cycle-to-cycle jitter at 15 pF, 66 MHz
- Space-saving 8-pin 150-mil SOIC package
- 3.3V operation
- Industrial temperature available

## Functional Description

The CY2304 is a 3.3V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications.

The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on the REF pin. The PLL feedback is

required to be driven into the FBK pin, and can be obtained from one of the outputs. The input-to-output skew is guaranteed to be less than 250 ps, and output-to-output skew is guaranteed to be less than 200 ps.


The CY2304 has two banks of two outputs each.

The CY2304 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off, resulting in less than 25  $\mu$ A of current draw.

Multiple CY2304 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 500 ps.

The CY2304 is available in two different configurations, as shown in [Table 1](#) on page 1. The CY2304-1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path.

The CY2304-2 allows the user to obtain Ref and 1/2x or 2x frequencies on each output bank. The exact configuration and output frequencies depends on which output drives the feedback pin.



**Table 1. Available Configurations**

Device	FBK from	Bank A Frequency	Bank B Frequency
CY2304-1	Bank A or B	Reference	Reference
CY2304-2	Bank A	Reference	Reference/2
CY2304-2	Bank B	2 x Reference	Reference

## Pinouts

**Figure 1. 8-Pin SOIC - Top View**





Table 2. Pin Definitions - 8-Pin SOIC

Pin	Signal	Description
1	REF <sup>[1]</sup>	Input reference frequency, 5V tolerant input
2	CLKA1 <sup>[2]</sup>	Clock output, Bank A
3	CLKA2 <sup>[2]</sup>	Clock output, Bank A
4	GND	Ground
5	CLKB1 <sup>[2]</sup>	Clock output, Bank B
6	CLKB2 <sup>[2]</sup>	Clock output, Bank B
7	V <sub>DD</sub>	3.3V supply
8	FBK	PLL feedback input

### Zero Delay and Skew Control

Figure 2. REF. Input to CLKA/CLKB Delay vs. Difference in Loading Between FBK Pin and CLKA/CLKB Pins



To close the feedback loop of the CY2304, the FBK pin can be driven from any of the four available output pins. The output driving the FBK pin is driving a total load of 7 pF, with any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay. This is shown in Figure 2.

For applications requiring zero input-output delay, all outputs including the one providing feedback must be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs.

For zero output-output skew, be sure to load outputs equally. For further information on using CY2304, refer to the application note AN1234 “CY2308: Zero Delay Buffer.”

**Notes**

1. Weak pull down.
2. Weak pull down on all outputs.

## Maximum Ratings

Supply Voltage to Ground Potential.....	-0.5V to +7.0V	Storage Temperature .....	-65°C to +150°C
DC Input Voltage (Except Ref) .....	-0.5V to $V_{DD} + 0.5V$	Junction Temperature .....	150°C
DC Input Voltage REF.....	-0.5 to 7V	Static Discharge Voltage (per MIL-STD-883, Method 3015).....	> 2000V

## Operating Conditions for CY2304SC-X Commercial Temperature Devices

Parameter	Description	Min	Max	Unit
$V_{DD}$	Supply Voltage	3.0	3.6	V
$T_A$	Operating Temperature (Ambient Temperature)	0	70	°C
$C_L$	Load Capacitance (below 100 MHz)	-	30	pF
	Load Capacitance (from 100 MHz to 133 MHz)	-	15	pF
$C_{IN}$	Input Capacitance <sup>[3]</sup>	-	7	pF
$t_{PU}$	Power up time for all $V_{DDs}$ to reach minimum specified voltage (power ramps must be monotonic)	0.05	50	ms

## Electrical Characteristics for CY2304SC-X Commercial Temperature Devices

Parameter	Description	Test Conditions	Min	Max	Unit
$V_{IL}$	Input LOW Voltage		-	0.8	V
$V_{IH}$	Input HIGH Voltage		2.0	-	V
$I_{IL}$	Input LOW Current	$V_{IN} = 0V$	-	50.0	μA
$I_{IH}$	Input HIGH Current	$V_{IN} = V_{DD}$	-	100.0	μA
$V_{OL}$	Output LOW Voltage <sup>[4]</sup>	$I_{OL} = 8\text{ mA } (-1, -2)$	-	0.4	V
$V_{OH}$	Output HIGH Voltage <sup>[4]</sup>	$I_{OH} = -8\text{ mA } (-1, -2)$	2.4	-	V
$I_{DD}$ (PD mode)	Power down Supply Current	REF = 0 MHz	-	25.0	μA
$I_{DD}$	Supply Current	Unloaded outputs, 100 MHz REF, Select inputs at $V_{DD}$ or GND	-	45.0	mA
		Unloaded outputs, 66 MHz REF (-1,-2)	-	32.0	mA
		Unloaded outputs, 33 MHz REF (-1,-2)	-	18.0	mA

## Switching Characteristics for CY2304SC-X Commercial Temperature Devices

Parameter <sup>[5]</sup>	Name	Test Conditions	Min	Typ.	Max	Unit
$t_1$	Output Frequency	30 pF load, all devices	10	-	100	MHz
$t_1$	Output Frequency	15 pF load, -1, -2 devices	10	-	133.3	MHz
$t_{DC}$	Duty Cycle <sup>[4]</sup> = $t_2 \div t_1$ (-1,-2)	Measured at 1.4V, $F_{OUT} = 66.66\text{ MHz}$ , 30 pF load	40.0	50.0	60.0	%
$t_3$	Rise Time <sup>[4]</sup> (-1, -2)	Measured between 0.8V and 2.0V, 30 pF load	-	-	2.20	ns
$t_3$	Rise Time <sup>[4]</sup> (-1, -2)	Measured between 0.8V and 2.0V, 15 pF load	-	-	1.50	ns
$t_4$	Fall Time <sup>[4]</sup> (-1, -2)	Measured between 0.8V and 2.0V, 30 pF load	-	-	2.20	ns

### Notes

3. Applies to both REF clock and FBK.
4. Parameter is guaranteed by design and characterization. Not 100% tested in production.
5. All parameters are specified with loaded output.

**Switching Characteristics for CY2304SC-X Commercial Temperature Devices** (continued)

Parameter <sup>[5]</sup>	Name	Test Conditions	Min	Typ.	Max	Unit
t <sub>4</sub>	Fall Time <sup>[4]</sup> (-1, -2)	Measured between 0.8V and 2.0V, 15 pF load	-	-	1.50	ns
t <sub>5</sub>	Output-to-Output Skew on same Bank (-1,-2) <sup>[4]</sup>	All outputs equally loaded	-	-	200	ps
	Output Bank A to Output Bank B Skew (-1)	All outputs equally loaded	-	-	200	ps
	Output Bank A to Output Bank B Skew (-2)	All outputs equally loaded	-	-	400	ps
t <sub>6</sub>	Skew, REF Rising Edge to FBK Rising Edge <sup>[4]</sup>	Measured at V <sub>DD</sub> /2	-	0	±250	ps
t <sub>7</sub>	Device-to-Device Skew <sup>[4]</sup>	Measured at V <sub>DD</sub> /2 on the FBK pins of devices	-	0	500	ps
t <sub>J</sub>	Cycle-to-Cycle Jitter <sup>[4]</sup> (-1)	Measured at 66.67 MHz, loaded outputs, 15 pF load	-	90	175	ps
		Measured at 66.67 MHz, loaded outputs, 30 pF load	-	-	200	ps
		Measured at 133.3 MHz, loaded outputs, 15 pF load	-	-	100	ps
t <sub>J</sub>	Cycle-to-Cycle Jitter <sup>[4]</sup> (-2)	Measured at 66.67 MHz, loaded outputs 30 pF load	-	-	400	ps
		Measured at 66.67 MHz, loaded outputs 15 pF load	-	-	375	ps
t <sub>LOCK</sub>	PLL Lock Time <sup>[4]</sup>	Stable power supply, valid clocks presented on REF and FBK pins	-	-	1.0	ms

**Operating Conditions for CY2304SI-X Industrial Temperature Devices**

Parameter	Description	Min	Max	Unit
V <sub>DD</sub>	Supply Voltage	3.0	3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	-40	85	°C
C <sub>L</sub>	Load Capacitance (below 100 MHz)	-	30	pF
	Load Capacitance (from 100 MHz to 133 MHz)	-	15	pF
C <sub>IN</sub>	Input Capacitance	-	7	pF

**Electrical Characteristics for CY2304SI-X Industrial Temperature Devices**

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>IL</sub>	Input LOW Voltage		-	0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	-	V
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0V	-	50.0	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>	-	100.0	μA
V <sub>OL</sub>	Output LOW Voltage <sup>[4]</sup>	I <sub>OL</sub> = 8 mA (-1, -2)	-	0.4	V
V <sub>OH</sub>	Output HIGH Voltage <sup>[4]</sup>	I <sub>OH</sub> = -8 mA (-1, -2)	2.4	-	V

**Electrical Characteristics for CY2304SI-X Industrial Temperature Devices** (continued)

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DD}$ (PD mode)	Power down Supply Current	REF = 0 MHz	–	25.0	$\mu$ A
$I_{DD}$	Supply Current	Unloaded outputs, 100 MHz, Select inputs at $V_{DD}$ or GND	–	45.0	mA
		Unloaded outputs, 66 MHz REF (–1, –2)	–	35.0	mA
		Unloaded outputs, 33 MHz REF (–1, –2)	–	20.0	mA

**Switching Characteristics for CY2304SI-X Industrial Temperature Devices**

Parameter <sup>[5]</sup>	Name	Test Conditions	Min	Typ.	Max	Unit
$t_1$	Output Frequency	30 pF load, All devices	10		100	MHz
$t_1$	Output Frequency	15 pF load, All devices	10		133.3	MHz
$t_{DC}$	Duty Cycle <sup>[4]</sup> = $t_2 \div t_1$ (–1, –2)	Measured at 1.4V, $F_{OUT} = 66.66$ MHz, 30 pF load	40.0	50.0	60.0	%
$t_3$	Rise Time <sup>[4]</sup> (–1, –2)	Measured between 0.8V and 2.0V, 30 pF load	–	–	2.50	ns
$t_3$	Rise Time <sup>[4]</sup> (–1, –2)	Measured between 0.8V and 2.0V, 15 pF load	–	–	1.50	ns
$t_4$	Fall Time <sup>[4]</sup> (–1, –2)	Measured between 0.8V and 2.0V, 30 pF load	–	–	2.50	ns
$t_4$	Fall Time <sup>[4]</sup> (–1, –2)	Measured between 0.8V and 2.0V, 15 pF load	–	–	1.50	ns
$t_5$	Output-to-Output Skew on same Bank (–1, –2) <sup>[4]</sup>	All outputs equally loaded	–	–	200	ps
	Output Bank A to Output Bank B Skew (–1)	All outputs equally loaded	–	–	200	ps
	Output Bank A to Output Bank B Skew (–2)	All outputs equally loaded	–	–	400	ps
$t_6$	Skew, REF Rising Edge to FBK Rising Edge <sup>[4]</sup>	Measured at $V_{DD}/2$	–	0	$\pm 250$	ps
$t_7$	Device-to-Device Skew <sup>[4]</sup>	Measured at $V_{DD}/2$ on the FBK pins of devices	–	0	500	ps
$t_J$	Cycle-to-Cycle Jitter <sup>[4]</sup> (–1)	Measured at 66.67 MHz, loaded outputs, 15 pF load	–	–	180	ps
		Measured at 66.67 MHz, loaded outputs, 30 pF load	–	–	200	ps
		Measured at 133.3 MHz, loaded outputs, 15 pF load	–	–	100	ps
$t_J$	Cycle-to-Cycle Jitter <sup>[4]</sup> (–2)	Measured at 66.67 MHz, loaded outputs, 30 pF load	–	–	400	ps
		Measured at 66.67 MHz, loaded outputs, 15 pF load	–	–	380	ps
$t_{LOCK}$	PLL Lock Time <sup>[4]</sup>	Stable power supply, valid clocks presented on REF and FBK pins	–	–	1.0	ms

## Switching Waveforms

Figure 2. Duty Cycle Timing




Figure 3. All Outputs Rise/Fall Time




Figure 4. Output-Output Skew




Figure 5. Input-Output Skew




Figure 6. Device-Device Skew





Figure 7. Test Circuit # 1



Test circuit for all parameters except  $t_8$

### Ordering Information


Ordering Code	Package Type	Operating Range
CY2304SC-1 <sup>[6]</sup>	8-pin 150-mil SOIC	Commercial
CY2304SC-1T <sup>[6]</sup>	8-pin 150-mil SOIC - Tape and Reel	Commercial
CY2304SI-1 <sup>[6]</sup>	8-pin 150-mil SOIC	Industrial
CY2304SI-1T <sup>[6]</sup>	8-pin 150-mil SOIC- Tape and Reel	Industrial
CY2304SC-2 <sup>[6]</sup>	8-pin 150-mil SOIC	Commercial
CY2304SC-2T <sup>[6]</sup>	8-pin 150-mil SOIC- Tape and Reel	Commercial
<b>Pb-Free</b>		
CY2304SXC-1	8-pin 150-mil SOIC	Commercial
CY2304SXC-1T	8-pin 150-mil SOIC - Tape and Reel	Commercial
CY2304SXI-1	8-pin 150-mil SOIC	Industrial
CY2304SXI-1T	8-pin 150-mil SOIC- Tape and Reel	Industrial
CY2304SXC-2	8-pin 150-mil SOIC	Commercial
CY2304SXC-2T	8-pin 150-mil SOIC- Tape and Reel	Commercial
CY2304SXI-2	8-pin 150-mil SOIC	Industrial
CY2304SXI-2T	8-pin 150-mil SOIC- Tape and Reel	Industrial

**Note**

6. Not recommended for new designs.

Package Drawing and Dimensions

Figure 8. 8-Pin (150-Mil) SOIC S8





## Document History Page

Document Title: CY2304 3.3V Zero Delay Buffer				
Document Number: 38-07247				
REV.	ECN	Orig. of Change	Submission Date	Description of Change
**	110512	SZV	12/11/01	Change from Spec number: 38-01010 to 38-07247
*A	112294	CKN	03/04/02	On Pin Configuration Diagram (p.1), swapped CLKA2 and CLKA1
*B	113934	CKN	05/01/02	Added Operating Conditions for CY2304SI-X Industrial Temperature Devices, p. 4
*C	121851	RBI	12/14/02	Power up requirements added to Operating Conditions Information
*D	308436	RGL	01/26/05	Added Lead-free Devices
*E	2542331	AESA	09/18/08	Updated template. Added Note "Not recommended for new designs." Removed part number CY2304SI-2 and CY2304SI-2T. Changed Lead-Free to Pb-Free. Changed IDD (PD mode) from 12.0 to 25.0 $\mu$ A. Deleted Duty Cycle parameters for $F_{OUT} < 50.0$ MHz for commercial and industrial devices.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at [cypress.com/sales](http://cypress.com/sales).

#### Products

PSoC	<a href="http://psoc.cypress.com">psoc.cypress.com</a>
Clocks & Buffers	<a href="http://clocks.cypress.com">clocks.cypress.com</a>
Wireless	<a href="http://wireless.cypress.com">wireless.cypress.com</a>
Memories	<a href="http://memory.cypress.com">memory.cypress.com</a>
Image Sensors	<a href="http://image.cypress.com">image.cypress.com</a>

#### PSoC Solutions

General	<a href="http://psoc.cypress.com/solutions">psoc.cypress.com/solutions</a>
Low Power/Low Voltage	<a href="http://psoc.cypress.com/low-power">psoc.cypress.com/low-power</a>
Precision Analog	<a href="http://psoc.cypress.com/precision-analog">psoc.cypress.com/precision-analog</a>
LCD Drive	<a href="http://psoc.cypress.com/lcd-drive">psoc.cypress.com/lcd-drive</a>
CAN 2.0b	<a href="http://psoc.cypress.com/can">psoc.cypress.com/can</a>
USB	<a href="http://psoc.cypress.com/usb">psoc.cypress.com/usb</a>

© Cypress Semiconductor Corporation, 2001-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.